



**Workshop Organized by:**

**Giovanni De Micheli** (EPFL) and **Heinrich Meyr** (Visiting Professor, EPFL)

The continuing pursuit of "**Moore's Law**" in semiconductor industry for more than 40 years is presenting increasingly more significant challenges for high-complexity systems and products, including:

- Unsustainable power dissipation
- Near-atomic scale dimensions - physical limits
- Increasing process and device variability
- Diminishing performance increase with scaling
- Lack of appropriate design tools and environments
- Excessive R&D and manufacturing costs

"**More Moore**" activities aim to improve CMOS performance for the 22nm node technology and beyond. The outcomes should be applicable both in pushing forward highly scaled devices and as technology boosters that allow longer life to existing geometries.

This workshop views the design of ultra-complex system-on-chip from different angles. Three distinguished speakers from industry will present their views.

**22 March 2013, EPFL, Room MXF1**

8:45-9:00	<b>Coffee &amp; Croissants</b>
9:00-9:05	<b>Opening remarks</b>
9:05-9:45	<b>Designing Analog/Mixed-Signal IP Beyond the 28nm Process Technology Node</b> Joachim Kunkel <i>Synopsys Inc., California, USA</i>
9:45 – 10:00	<b>Q &amp; A Session</b>
10:00-10:40	<b>Trends and Challenges in Wireless SOC Design</b> Michael Speth <i>Intel, Germany</i>
10:40-11:00	<b>Q &amp; A Session</b>
11:00-11:40	<b>More Moore: Does It Mean Mixed-Signal Integration or Disintegration?</b> Ravi Subramanian <i>Berkeley Design Automation, California, USA</i>
11:40-12:00	<b>Q &amp; A Session</b>
12:00-12:30	<b>Panel Discussion</b>